Reference Solutions: Assignment #1 – ECED 4260

1. A 4-to-1 multiplexer using 2-to-1 multiplexer as components

```
VHDL examples:
```

```
library IEEE;
use IEEE.std logic 1164.all;
Pentity Mux 4 is
   port (
        Input : in std logic vector(3 downto 0);
        Sel : in std logic vector (1 downto 0) ;
           Output : out std logic
    \sumend Mux 4;
Parchitecture structural of Mux 4 is
component Mux 2
    port(
        Input
              : in std logic vector(1 downto 0);
        Sel : in std_logic;
        Output : out std logic
    \sumend component;
-- Declare the signals needed in the entity
signal internalMuxOut : std logic vector (1 downto 0);
begin
    -- Create three Mux 2 components and connect them accordingly
Mux1: Mux_2 port map (Input(3 downto 2), sel(0), internalMuxOut(1));
Mux2: Mux_2 port map (Input(1 downto 0), sel(0), internalMuxOut(0));
Mux3: Mux 2 port map (internalMuxOut(1 downto 0), sel(1), Output);
end structural;
library IEEE;
use IEEE.std logic 1164.all;
Pentity Mux 2 is
     port (
         Input : in std logic vector(1 downto 0);
         Sel : in std logic;
             Output : out std logic
     \mathcal{E}end Mux 2;
architecture rtl of Mux 2 is
 -- Declare the signals needed in the entity.
 signal sel bar : std logic;
signal andSel : std logic vector(1 downto 0);
Phegin
     sel bar
              \leq not Sel;
     andSel(0) <= sel bar and Input(0);
     andSel(1) <= Sel and Input(1);
     Output
              \leq and Sel(1) or and Sel(0);
end rtl;
```
Verilog MUX:

```
'timescale 1ns / 1ps
module Mux 4 (
        input \overline{[3:0]} in,
        input [1:0] sel,
        output out);
        // Declare wires needed for entity
        wire [1:0] internalMuxOut;
        // Create the 3 mux components needed
        Mux 2 \text{ ml } (\text{in}[3:2], \text{sel}[0], \text{internalMuxOut}[1]);Mux 2 \text{ m2 (in[1:0], sel[0], internalMuxOut[0]);}Mux 2 m3 (internalMuxOut[1:0], sel[1], out);
endmodule
'timescale 1ns / 1ps
module Mux 2 (
        input [1:0] in,
        input sel,
        output out);
        wire sel bar;
        wire [1:\overline{0}] andsel;
        assign sel bar = \simsel;
        assign and sell [0] = sel bar & in [0];
        assign and<br>sel[1] = sel & in[1];
        assign out = andsel[1] | andsel[0];
endmodule
```
2. Half Adder and Full Adder:


```
\frac{1}{\sqrt{1 + \text{Verilog halfadder }} \cdot }Emodule halfadder (
 input a,b,
cutput Sum, Cout);
 assign Sum = a \wedge b;
 assign Cout = a \& b;endmodule
 /* Verilog fulladder */
Fmodule fulladder (
 input a, b, cin,
coutput Sum, Cout);
 wire c1, c2, s1;halfadder HA1 (a, b, s1, c1);
 halfadder HA2 (s1, cin, Sum, c2);
 assign Cout = c1 | c2;
 endmodule
------ VHDL 03 Full Adder ------
 library ieee;
 use ieee.std logic 1164.all;
Hentity fulladder is
port (a,b, cin: in std logic;
        sum, cout : out std logic);
Lend fulladder;
Harchitecture structual of fulladder is
dcomponent halfadder
白
   port (a,b: in std logic;
         sum, carry : out std logic);
 end component;
 signal c1, c2, s1: std logic;
 begin
 HA1 : halfadder port map (a, b, s1, c1);
 HA2 : halfadder port map (s1, cin, sum, c2);
 cout \leq c1 or c2;
end structual;
 ----- VHDL Half Adder -----------
 library ieee;
 use ieee.std logic 1164.all;
Hentity halfadder is
白
   port (a,b: in std logic;
         sum, carry : out std logic);
Lend halfadder;
 architecture dtfl of halfadder is
\Boxbegin
     sum \leq a xor b;
     carry \leq a and b;
 end dtfl;
```
3. Design a Binary Coded Decimal (BCD) – to - 7-segment display decoder using VHDL or Verilog. The seven outputs of the decoder, *a* to *g*, are active high (i.e. a '1' will light up the corresponding segment)

```
library ieee;
 use ieee.std logic 1164.all;
Hentity BCD 7Seg is
port (BCD: in std_logic_vector (3 downto 0);
\vert a, b, c, d, e, f, g: out std logic);
Lend BCD_7Seg;
Farchitecture behavioral of BCD 7Seg is
signal Seg: std logic vector (6 downto 0);
\bigoplusbegin
 with BCD select
 Seg <= "0111111" when "0000",
         "0000110" when "0001",
         "1011011" when "0010",
         "1001111" when "0011",
         "1100110" when "0100",
         "1101101" when "0101",
         "1111101" when "0110",
         "0000111" when "0111",
         "1111111" when "1000",
         "1101111" when "1001",
         "00000000" when others;
     a \leq seq (0);b \leq Seg (1);
     c \le Seq (2);
     d \leq seg (3);e \leq sege (4);
     f \leftarrow \text{Seq}(5);
     g \leq - Seg (6);
 end behavioral;
```
.


```
module BCD2 (BCD, a, b, c, d, e, f, g);
 input [3:0] BCD;
 output a, b, c, d, e, f, g;
 reg [6:0] Seg;always @ (BCD)
Ebegin
     case (BCD)
     4'd0 : Seg = 7'b0111111;
    4'd1: Seg = 7'b0000110;
    4'd2 : Seg = 7'b1011011;4' d3 : Seg = 7'b1001111;
    4'd4 : Seg = 7'b1100110;4'd5 : Seg = 7'b1101101;4'd6: Seg = 7'b1111101;4'd7 : Seg = 7'b0000111;4'd8 : Seg = 7'b1111111;4'd9: Seq = 7'b1101111;default : Seg = 7'b0000000;endcase
L_{end}assign a = \text{Seq}[0];assign b = Seg [1];assign c = Seg [2];assign d = Seg [3];assign e = \text{Seq } [4];assign f = \text{Seq} [5];assign g = Seg [6];endmodule
```
4 (a). Reference state diagrams:

4 (b) (omitted) State optimization, binary state assignment, next-state and output logics. 4 (c)(d) Example Verilog Mealy FSM:

```
// overlapping pattern detector module
module overlappingPatternDetector(
    input wire clk, // input clock signal
    input wire rst, // input reset signal
    input wire in, // input bit
    output reg out, // output match flag
\mathbf{r}// State encoding
    parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010,
              S3 = 3'b011, S4 = 3'b100, S5 = 3'b101;
    // internal variables to store states
    reg [2:0] state, next state;
    // State transition logic
    always @(posedge clk or posedge rst) begin
        if (rst)state \leq S0; // Reset state
        else
            state <= next_state; // Move to next state
    end
    // Next state logic
    always @(*) begin
        case (state)
            S0: next state = (in) ? S1 : S0; // S0 -> S1 if input = 1, else
stay in SO
            S1: next state = (in) ? S4 : S2; // S1 -> S4 if input = 1, else
S<sub>2</sub>
            S2: next state = (in) ? S1 : S3; // S2 -> S1 if input = 1, else
S<sub>3</sub>
            S3: next state = (in) ? S1 : S0; // S3 -> S1 if input = 1, else
SOS4: next state = (in) ? S4 : S5; // S4 -> S5 if input = 0, else
stay in S4
            S5: next state = (in) ? S1 : S3; // S5 -> S1 if input = 1, else
S3default: next state = S0; // Default state is S0endcase
    end
    // Output logic
    always @(posedge clk or posedge rst) begin
        if (rst)
            out \leq 0; // reset output
        else
            out <= (state == S3 && in) || (state == S5 && in); // Output
logic
    end
```
endmodule

Please note:

You can code your FSM based on the optimized design from 4 (b): For example:

```
module<sup>1</sup>
            \left( \text{clk}, \text{rst}, I, 0 \right);input clk, rst, I;
    output 0;
    reg 0;reg [2:0] state;
    parameter s0 = 3'b000,
           sl = 3'b001,s2 = 3'b010,s3 = 3'b101,
          s4 = 3' b100;always@ (posedge clk or posedge rst)
    begin
        if(rst == 1'b1)begin
            state \leq s0;
             0 \le 1' b0;end
        else
          begin
             case(state)
             s0:begin
```
.

Sample waveform:

