

Assignment #2 - ECED 4260 IC Design and Fabrication

Add a simple dual-port RAM to the example code provided in Unit 6 (Timing_IP Cores); Use counter inspired logic to control the input/output addresses for the dual-port RAM. Please attach your modified “multiplier_mem” HDL, testbench files and simulation results.

