Using Library Modules in VHDL Designs

For Quartus[®] Prime 21.1

1 Introduction

This tutorial explains how Intel's library modules can be included in VHDL-based designs, which are implemented by using the Quartus[®] Prime software.

Contents:

- Example Circuit
- Library of Parameterized Modules
- Augmented Circuit with an LPM
- Results for the Augmented Design

2 Background

Practical designs often include commonly used circuit blocks such as adders, subtractors, multipliers, decoders, counters, and shifters. Intel provides efficient implementations of such blocks in the form of library modules that can be instantiated in VHDL designs. The compiler may recognize that a standard function specified in VHDL code can be realized using a library module, in which case it may automatically *infer* this module. However, many library modules provide functionality that is too complex to be recognized automatically by the compiler. These modules have to be instantiated in the design explicitly by the user. Quartus[®] Prime software includes a *library of parameterized modules* (*LPM*). The modules are general in structure and they are tailored to a specific application by specifying the values of general parameters.

Doing this tutorial, the reader will learn about:

- Library of parameterized modules (LPMs)
- Configuring an LPM for use in a circuit
- Instantiating an LPM in a designed circuit

The detailed examples in the tutorial were obtained using the Quartus Prime version 21.1, but other versions of the software can also be used. When selecting a device within Quartus Prime, use the device names associated with FPGA chip on the DE-series board by referring to Table 1.

Board	Device Name
DE0-CV	Cyclone [®] V 5CEBA4F23C7
DE0-Nano	Cyclone [®] IVE EP4CE22F17C6
DE0-Nano-SoC	Cyclone [®] V SoC 5CSEMA4U23C6
DE1-SoC	Cyclone [®] V SoC 5CSEMA5F31C6
DE2-115	Cyclone [®] IVE EP4CE115F29C7
DE10-Lite	Max [®] 10 10M50DAF484C7G
DE10-Standard	Cyclone [®] V SoC 5CSXFC6D6F31C6
DE10-Nano	Cyclone [®] V SE 5CSEBA6U2317

Table 1. DE-series FPGA device names

3 Example Circuit

As an example, we will use the adder/subtractor circuit shown in Figure 1. It can add, subtract, and accumulate *n*-bit numbers using the 2's complement number representation. The two primary inputs are numbers $A = a_{n-1}a_{n-2}\cdots a_0$ and $B = b_{n-1}b_{n-2}\cdots b_0$, and the primary output is $Z = z_{n-1}z_{n-2}\cdots z_0$. Another input is the *AddSub* control signal which causes Z = A + B to be performed when *AddSub* = 0 and Z = A - B when *AddSub* = 1. A second control input, *Sel*, is used to select the accumulator mode of operation. If *Sel* = 0, the operation $Z = A \pm B$ is performed, but if *Sel* = 1, then *B* is added to or subtracted from the current value of *Z*. If the addition or subtraction operations result in arithmetic overflow, an output signal, *Overflow*, is asserted.

To make it easier to deal with asynchronous input signals, they are loaded into flip-flops on a positive edge of the clock. Thus, inputs *A* and *B* will be loaded into registers *Areg* and *Breg*, while *Sel* and *AddSub* will be loaded into flip-flops *SelR* and *AddSubR*, respectively. The adder/subtractor circuit places the result into register *Zreg*.



Figure 1. The adder/subtractor circuit.

The required circuit is described by the VHDL code in Figure 2. For our example, we use a 16-bit circuit as specified by n = 16. Implement this circuit as follows:

- Create a project addersubtractor.
- Include a file *addersubtractor.vhd*, which corresponds to Figure 2, in the project.
- Select the FPGA chip that is on the DE-series board. A list of device names on DE-series boards can be found in Table 1.
- Compile the design.
- Simulate the design by applying some typical inputs.

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
-- Top-level entity
ENTITY addersubtractor IS
   GENERIC ( n : INTEGER := 16 ) ;
   PORT (A, B
                                  : IN STD_LOGIC_VECTOR (n-1 DOWNTO 0) ;
       Clock, Reset, Sel, AddSub : IN STD_LOGIC ;
                                  : BUFFER STD_LOGIC_VECTOR(n-1 DOWNTO 0) ;
        Ζ
        Overflow
                                  : OUT STD_LOGIC ) ;
END addersubtractor ;
ARCHITECTURE Behavior OF addersubtractor IS
    SIGNAL G, H, M, Areg, Breg, Zreg, AddSubR_n : STD_LOGIC_VECTOR(n-1 DOWNTO 0) ;
    SIGNAL SelR, AddSubR, carryout, over flow : STD LOGIC ;
   COMPONENT mux2to1
        GENERIC ( k : INTEGER := 8 ) ;
        PORT ( V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
            Selm : IN STD_LOGIC ;
                    : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) ) ;
            F
    END COMPONENT ;
    COMPONENT adderk
        GENERIC ( k : INTEGER := 8 ) ;
        PORT (carryin : IN STD_LOGIC ;
            X, Y : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
            S
                     : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
            carryout : OUT STD LOGIC );
    END COMPONENT ;
BEGIN
    PROCESS ( Reset, Clock )
    BEGIN
        IF Reset = '1' THEN
       Areg <= (OTHERS => '0'); Breg <= (OTHERS => '0');
        Zreq <= (OTHERS => '0'); SelR <= '0'; AddSubR <= '0'; Overflow <= '0';</pre>
    ELSIF Clock'EVENT AND Clock = '1' THEN
       Areq <= A; Breq <= B; Zreq <= M;
        SelR <= Sel; AddSubR <= AddSub; Overflow <= over_flow;</pre>
   END IF ;
    END PROCESS ;
    nbit_adder: adderk
       GENERIC MAP (k \Rightarrow n)
       PORT MAP ( AddSubR, G, H, M, carryout ) ;
    multiplexer: mux2to1
       GENERIC MAP ( k => n )
       PORT MAP ( Areg, Z, SelR, G ) ;
    AddSubR n <= (OTHERS => AddSubR) ;
    H <= Breg XOR AddSubR_n ;
    over_flow <= carryout XOR G(n-1) XOR H(n-1) XOR M(n-1) ;
    Z \leq Zreq;
END Behavior;
```

Figure 2. VHDL code for the circuit in Figure 1 (Part *a*)

```
-- k-bit 2-to-1 multiplexer
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY mux2to1 IS
    GENERIC ( k : INTEGER := 8 ) ;
    PORT ( V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
        Selm : IN STD_LOGIC ;
                : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) ) ;
        F
END mux2to1 ;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    PROCESS ( V, W, Selm )
    BEGIN
        IF Selm = '0' THEN
            F <= V ;
        ELSE
            F \ll W;
        END IF ;
    END PROCESS ;
END Behavior ;
-- k-bit adder
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_signed.all ;
ENTITY adderk IS
    GENERIC ( k : INTEGER := 8 ) ;
    PORT ( carryin : IN STD_LOGIC ;
        X, Y : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
                  : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
        S
        carryout : OUT STD_LOGIC ) ;
END adderk ;
ARCHITECTURE Behavior OF adderk IS
    SIGNAL Sum : STD_LOGIC_VECTOR(k DOWNTO 0) ;
BEGIN
    Sum <= ('0' \& X) + ('0' \& Y) + carryin ;
    S \leq Sum(k-1 \text{ DOWNTO } 0);
    carryout <= Sum(k) ;</pre>
END Behavior ;
```

Figure 2. VHDL code for the circuit in Figure 1 (Part *b*).

4 Library of Parameterized Modules

The LPMs in the IP Catalog are general in structure and they can be configured to suit a specific application by specifying the values of various parameters. We will use the *lpm_add_sub* module to simplify our adder/subtractor circuit defined in Figures 1 and 2. The augmented circuit is given in Figure 3. The *lpm_add_sub* module, instantiated under the name *megaddsub*, replaces the adder circuit as well as the XOR gates that provide the input *H* to the adder. Since arithmetic overflow is one of the outputs that the LPM provides, it is not necessary to generate this output with a separate XOR gate.

To implement this adder/subtractor circuit, create a new directory named *tutorial_lpm*, and then create a project *addersubtractor2*. Choose the same device as we previously selected (Refer to Table 1) to allow a direct comparison of implemented designs.



Figure 3. The augmented adder/subtractor circuit.

The new design will include the desired LPM subcircuit specified as a VHDL component that will be instantiated in the top-level VHDL design entity. The VHDL component for the LPM subcircuit is generated by using a wizard as follows:

1. Select Tools > IP Catalog, which opens the IP Catalog window in Figure 4.

2. In the IP Catalog panel, expand Library > Basic Functions > Arithmetic and double-click on LPM_ADD_SUB



Figure 4. Choose an LPM.

Save IP Variation	×
IP variation file name:	ОК
C:/Desktop/tutorial_lpm/megaddsub	 Cancel
VHDL	
○ Verilog	

Figure 5. Create an LPM from the available library.

3. In the pop-up box shown in Figure 5, choose VHDL as the type of output file that should be created. The output file must be given a name; choose the name *megaddsub.vhd* and indicate that the file should be placed in the directory *tutorial_lpm* as shown in the figure. Press OK.

🔌 MegaWizard Plug-In Manage	r [page 1 of 6]			?	×
DPM_ADD_	SUB	[<u>A</u> bout	Documen	tation
1 Parameter 2 EDA 3 Su Settings	Immary				
General > General 2 > F	Ports > Pipelining	\geq			
megaddsub add_sub dataa[150] datab[150]	How wide should the ' Which operating mod Addition only Subtraction only Create an 'add_su	Currently selected device family: dataa' and 'datab' input buses be' le do you want for the adder/sub ib' input port to allow me to do b	Cyclone Mato ? 16 tractor?	e V ch project/d v bits ids; 0 subtra	vefault
Resource Usage 16 lut		Cancel < B	ack <u>N</u>	ext > E	inish

Figure 6. Specify the size of data inputs.

4. In the box in Figure 6 specify that the width of the data inputs is 16 bits. Also, specify the operating mode in which one of the ports allows performing both addition and subtraction of the input operand, under the control of the *add_sub* input. A symbol for the resulting LPM is shown in the top left corner. Note that if $add_sub = 1$ then result = A + B; otherwise, result = A - B. This interpretation of the control input and the operation performed is different from our original design in Figures 1 and 2, which we have to account for in the modified design. Observe that we have included this change in the circuit in Figure 3. Click Next.

🌂 MegaWizard Plug-In Manage	r [page 2 of 6]		?	×
DIPM_ADD_	SUB	<u>A</u> bout	<u>D</u> ocument	tation
Parameter 2 EDA 3 St Settings General 2	immary Darts Dipolining			
dataa[15.0] dataa[15.0] datab[15.0]	Is the 'dataa' or 'datab' input bus value a constant? No, both values vary Yes, dataa = 0 Dec Yes, datab = 0 Dec Which type of addition/subtraction do you want? Unsigned Signed			
Resource Usage 16 lut	Cancel <	: <u>B</u> ack <u>N</u> ex	t > <u>F</u> i	nish

Figure 7. Further specification of inputs.

5. In the box in Figure 7, specify that the values of both inputs may vary and select Signed for the type of addition/subtraction. Click Next.

🌾 MegaWizard Plug-In Manag	er [page 3 of 6]	?	×
👌 LPM_ADD_	SUB	<u>About</u> <u>D</u> ocumenta	ation
1 Parameter 2 EDA 3 Settings	Summary		
megaddsub add_sub dataa[15.0] datab[15.0] overflow	Do you want any optional inputs or outputs? — Input: Create a carry/borrow-out input Outputs: Create a carry/borrow-in output Create an overflow output		
Resource Lisage			
16 lut	Cancel	< Back Next > Fin	ish

Figure 8. Specify the Overflow output.

6. The box in Figure 8 allows the designer to indicate optional inputs and outputs that may be specified. Since we need the overflow signal, make the Create an overflow output choice and press Next.

🌾 MegaWizard Plug-In Manager [page 4 of 6]	?	×
LPM_ADD_SUB	<u>About</u> <u>D</u> ocumer	tation
Parameter Settings Image: Decision of the set o		
megaddsub add_sub dataa[15.00++B/A-B dataa[15.00++B/A-B overflow O you want to pipeline the function? Image: Create an asynchronous Clear input Create an asynchronous Clear input Create a Clock Enable input	clock	cycles
Resource Usage 16 lut Cancel	<pre>< Back Next > E</pre>	inish

Figure 9. Refuse the pipelining option.

- 7. In the box in Figure 9 say No to the pipelining option and click Next.
- 8. Figure 10 shows the simulation model files needed to simulate the generated design. Press Next to proceed to the final page.



Figure 10. Simulation model files.

9. Figure 11 gives a summary which shows the files that the wizard will create. Press Finish to complete the process.

🌂 MegaWizard Plug-In Manag	er [page 6 of 6]			?	×
👌 LPM_ADD_	SUB		<u>A</u> bout	<u>D</u> ocumen	tation
1 Parameter 2 EDA 3 Settings	Summary				
dataa(15.0) dataa(15.0) datab(15.0) datab(15.0)	Turn on the files you w automatically generated to generate the select subsequent MegaWizard The MegaWizard Plug-II C:\Desktop\tutoria_lpm	ish to generate. A gray checkmar J, and a green checkmark indicat: ed files. The state of each checkl d Plug-In Manager sessions. n Manager creates the selected f n	k indicates a es an option oox is mainta les in the fo	a file that is al file. Click ained in llowing dire	Finish
	File	Description Variation file AHDL Include file VHDL component declaration fil Quartus Prime symbol file Instantiation template file	8		
Resource Usage 16 lut		Cancel	<u>B</u> ack Ne	xt >	inish

Figure 11. Files created by the wizard.

10. The box in Figure 12 may pop up. If it does, make sure to press No, since adding the newly generated files to the project is not needed when using VHDL (in fact, this may cause compilation errors).

🕥 Quartus Prime IP Files X
When you create an Intel IP variation, a Quartus Prime IP File is generated. Quartus Prime IP Files are used to represent the Intel IP in your design. Do you want to add the Quartus Prime IP File to the project?
C:\Desktop\tutorial_lpm\megaddsub.qip
Automatically add Quartus Prime IP Files to all projects
(Note: Turning on this option permanently suppresses this dialog box.
You can change this setting in the Options dialog box)
Yes No Help

Figure 12. Do not add the new files to the project.

5 Augmented Circuit with an LPM

We will use the file *megaddsub.vhd* in our modified design. Figure 13 depicts the VHDL code in this file; note that we have not shown the comments in order to keep the figure small.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.all;
ENTITY megaddsub IS
    PORT ( add_sub : IN STD_LOGIC ;
       dataa : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
                  : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
        datab
        overflow : OUT STD_LOGIC;
                 : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) );
        result
END megaddsub;
ARCHITECTURE SYN OF megaddsub IS
    SIGNAL sub_wire0 : STD_LOGIC ;
    SIGNAL sub_wire1 : STD_LOGIC_VECTOR (15 DOWNTO 0);
    COMPONENT lpm add sub
    GENERIC ( lpm_direction : STRING;
        lpm_hint : STRING;
        lpm_representation : STRING;
        lpm_type : STRING;
        lpm_width : NATURAL );
    PORT (
        dataa
                : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
        add_sub : IN STD_LOGIC ;
        datab : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
        overflow : OUT STD_LOGIC ;
                : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) );
        result
    END COMPONENT;
BEGIN
    overflow <= sub_wire0;</pre>
    result <= sub_wire1(15 DOWNTO 0);</pre>
    lpm add sub component : lpm add sub
    GENERIC MAP ( lpm_direction => "UNUSED",
        lpm hint => "ONE INPUT IS CONSTANT=NO,CIN USED=NO",
        lpm_representation => "SIGNED",
        lpm_type => "LPM_ADD_SUB",
        lpm_width => 16)
    PORT MAP ( dataa => dataa,
        add_sub => add_sub,
        datab => datab,
        overflow => sub_wire0,
        result => sub_wire1 );
END SYN;
```

Figure 13. VHDL code for the ADD_SUB LPM.

The modified VHDL code for the adder/subtractor design is given in Figure 14. It incorporates the code in Figure 13 as a component. Put this code into a file *addersubtractor2.vhd* under the directory *tutorial_lpm*. Also make sure to

change the top level entity by selecting Project -> set as top level entity. The key differences between this code and Figure 2 are:

- The statements that define the *over_flow* signal and the XOR gates (along with the signal H) are no longer needed.
- The *adderk* entity, which specifies the adder circuit, is replaced by *megaddsub* entity. Note that the *dataa* and *datab* inputs shown in Figure 6 are driven by the *G* and *Breg* vectors, respectively.
- *AddSubR* signal is specified to be the inverted version of the *AddSub* signal to conform with the usage of this control signal in the LPM.

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
-- Top-level entity
ENTITY addersubtractor2 IS
   GENERIC ( n : INTEGER := 16 ) ;
   PORT (A, B
                                  : IN STD_LOGIC_VECTOR (n-1 DOWNTO 0) ;
       Clock, Reset, Sel, AddSub : IN STD_LOGIC ;
                                  : BUFFER STD_LOGIC_VECTOR(n-1 DOWNTO 0) ;
        Ζ
        Overflow
                                 : OUT STD_LOGIC ) ;
END addersubtractor2 ;
ARCHITECTURE Behavior OF addersubtractor2 IS
    SIGNAL G, M, Areg, Breg, Zreg : STD_LOGIC_VECTOR(n-1 DOWNTO 0) ;
    SIGNAL SelR, AddSubR, over flow : STD LOGIC ;
    COMPONENT mux2to1
        GENERIC ( k : INTEGER := 8 ) ;
        PORT ( V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
            Selm : IN STD_LOGIC ;
                    : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) ) ;
            F
    END COMPONENT ;
    COMPONENT megaddsub
        PORT (add_sub : IN STD_LOGIC ;
            dataa, datab : IN STD_LOGIC_VECTOR(15 DOWNTO 0) ;
            result : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ;
            overflow : OUT STD_LOGIC ) ;
   END COMPONENT ;
BEGIN
-- Define flip-flops and registers
   PROCESS ( Reset, Clock )
    BEGIN
        IF Reset = '1' THEN
            Areg <= (OTHERS => '0'); Breg <= (OTHERS => '0');
            Zreq <= (OTHERS => '0'); SelR <= '0'; AddSubR <= '0'; Overflow <= '0';</pre>
        ELSIF Clock'EVENT AND Clock = '1' THEN
            Areg <= A; Breg <= B; Zreg <= M;
            SelR <= Sel; AddSubR <= NOT AddSub; Overflow <= over_flow;</pre>
        END IF ;
    END PROCESS ;
```

Figure 14. VHDL code for the circuit in Figure 3 (Part *a*)

```
-- Define combinational circuit
   nbit_addsub: megaddsub
       PORT MAP ( AddSubR, G, Breg, M, over_flow ) ;
   multiplexer: mux2to1
       GENERIC MAP ( k => n )
       PORT MAP ( Areg, Z, SelR, G ) ;
    Z <= Zreq ;
END Behavior;
-- k-bit 2-to-1 multiplexer
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY mux2to1 IS
   GENERIC ( k : INTEGER := 8 ) ;
    PORT ( V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
              : IN STD_LOGIC ;
        Selm
       F
                : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) ) ;
END mux2to1 ;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    PROCESS ( V, W, Selm )
    BEGIN
        IF Selm = '0' THEN
           F <= V ;
        ELSE
            F \ll W;
       END IF ;
   END PROCESS ;
END Behavior ;
-- 16-bit adder/subtractor LPM created by the MegaWizard
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.lpm_components.all;
ENTITY megaddsub IS
   PORT ( add_sub : IN STD_LOGIC ;
       dataa : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
                 : IN STD LOGIC VECTOR (15 DOWNTO 0);
       datab
       result : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
        overflow : OUT STD_LOGIC );
END megaddsub;
```

Figure 14. VHDL code for the circuit in Figure 3 (Part *b*).

```
ARCHITECTURE SYN OF megaddsub IS
    SIGNAL sub_wire0 : STD_LOGIC ;
    SIGNAL sub_wire1 : STD_LOGIC_VECTOR (15 DOWNTO 0);
    COMPONENT lpm_add_sub
    GENERIC ( lpm_width : NATURAL;
        lpm_direction : STRING;
        lpm_type : STRING;
        lpm_hint : STRING );
    PORT ( dataa : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
        add_sub : IN STD_LOGIC ;
        datab : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
        overflow : OUT STD_LOGIC ;
        result : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) );
    END COMPONENT;
BEGIN
    overflow <= sub_wire0;</pre>
    result <= sub_wire1(15 DOWNTO 0);
    lpm_add_sub_component : lpm_add_sub
    GENERIC MAP ( lpm_width => 16,
        lpm_direction => "UNUSED",
        lpm_type => "LPM_ADD_SUB",
        lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO" )
    PORT MAP ( dataa => dataa,
        add_sub => add_sub,
        datab => datab,
        overflow => sub_wire0,
        result => sub_wire1 );
END SYN;
```

Figure 14. VHDL code for the circuit in Figure 3 (Part *c*).

Ensure *addersubtractor2.vhd* has been included in the project. To do so, select Project > Add/Remove Files in Project to reach the window in Figure 15. If the file *addersubtractor2.vhd* is not already listed as being included in the project, browse for the available files by clicking the button ... to reach the window in Figure 16. Select the file *addersubtractor2.vhd* and click Open, which returns to the window in Figure 15. Click Add to include the file and then click OK. Now, the modified design can be compiled and simulated in the usual way.

🖌 Settings - tutorial_lpm					_	
Category:						Device/Board
General	Files					
General Files Libraries ' IP Settings IP Catalog Search Locations Design Templates ' Operating Settings and Condition Voltage Temperature ' Compilation Process Settings Incremental Compilation * EDA Tool Settings Design Entry/Synthesis Simulation Board-Level * Compiler Settings VHDL Input Verilog HDL Input Default Parameters Timing Analyzer Assembler Design Assistant Signal Tap Logic Analyzer Logic Analyzer Settings SSN Analyzer	Files Select the design files you directory to the project. File name: File Name addersubtractor2.vhd	Want to inc	Library	he project. Click Add All to ad Design Entry/Synthesis Tool <none></none>	d all design files	in the project Add Add All Remove Up Down Properties
< >				OK Cancel	Apply	Help

Figure 15. Inclusion of the new file in the project.

For Quartus[®] Prime 21.1

Select File							×
$\leftarrow \rightarrow \checkmark \uparrow$	> This PC	> OSDisk (C:) > Desktop > t	tutorial_lpm ⇒		∽ Ō	Search tutorial_lpm	م ر
Organize 🔻 Nev	v folder						?
 to_slu_up_ma figures figures 	i# ^	Name	2 2	Date modified 2/14/2019 4:25 PM 2/14/2019 4:17 PM	Type File folder File folder	Size	
origures 🥉 figures	н.	<pre>incremental_db output_files</pre>	2	2/14/2019 4:24 PM 2/14/2019 4:25 PM	File folder File folder		
OneDrive Very Syncplicity	1	addersubtractor2.vhd megaddsub.qip	2	2/15/2019 11:28 AM 2/15/2019 11:27 AM	WinZip File QIP File	4 KB 1 KB	
This PC 3D Objects Image: Desktop Image: Desktop							
Downloads Music							
Videos	J						
	File <u>n</u> ame:	addersubtractor2.vhd			~	Design Files (*.tdf *.vhd *.vhd	dl *. ~
						<u>O</u> pen Canc	el

Figure 16. Specify the *addersubtractor2.vhd* file.

6 Results for the Augmented Design

Compile the design and look at the summary, which is depicted in Figure 17. Observe that the modified design is implemented with a similar number of logic elements compared to using the code in Figure 2.



Figure 17. Compilation Results for the Augmented Circuit.

Copyright © FPGAcademy.org. All rights reserved. FPGAcademy and the FPGAcademy logo are trademarks of FPGAcademy.org. This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.

**Other names and brands may be claimed as the property of others.