For Quartus[®] Prime 21.1

1 Introduction

This tutorial introduces the simulation of Verilog code using the Graphical Waveform Editor in the *ModelSim-Intel FPGA* simulator. We assume that you are using *ModelSim-Intel FPGA Starter Edition version 18.0*. This software can be downloaded and installed from the *Download Center for Intel FPGAs*. In this download center, you can select release *18.0* of the *Quartus Prime Lite Edition*, and then on the Individual Files tab choose to download and install the *ModelSim-Intel FPGA Starter Edition* software. We assume that you are using a computer that is running the Windows operating system. If you are using the Linux operating system then minor differences to the instructions would apply, such as using a / filesystem delimiter rather than the \ delimiter that is used with Windows.

This tutorial is intended for introductory use of ModelSim by students who are just beginning to learn about the relevant topics. For students who have gained some familiarity with logic design and Verilog code we recommend the approach presented in the tutorial *Using the ModelSim-Intel FPGA Simulator with Verilog Testbenches*.

Contents:

- Design Project
- Creating Waveforms for Simulation
- Simulation
- Making Changes and restarting the simulation

Requirements:

- ModelSim-Intel FPGA Starter Edition software
- A computer running either Microsoft* Windows* (version 10 is recommended) or Linux (Ubuntu, or a similar Linux distribution). The computer would typically be either a desktop computer or laptop, and is used to run the ModelSim software.

Optional:

- Intel Quartus[®] Prime software
- A DE-series development and education board, such as the DE1-SoC board. These boards are described on Intel's FPGA University Program website, and are available from the manufacturer Terasic Technologies.

2 Getting Started

The ModelSim Simulator is a sophisticated and powerful tool that supports a variety of usage models. In this tutorial we focus on only one design flow: using the ModelSim software as a *stand-alone* program to perform *functional* simulations, with simulation inputs specified by *drawing waveforms*, and with simulator commands selected by using the *menu items* that are available in ModelSim's graphical user interface (GUI). Other possible design flows for using ModelSim include *invoking* it from within the Intel Quartus Prime software, performing *timing* simulations, specifying simulation inputs by using a *testbench*, and selecting simulator commands via *script* files. These flows are not described here, but can be found in other documentation that is available on the Internet.

This tutorial is aimed at the reader who wishes to simulate circuits defined by using the Verilog hardware description language. An equivalent tutorial is available for the user who prefers the VHDL language.

3 Design Project

When using the ModelSim GUI to execute simulation commands, it is convenient to work in the context of a ModelSim *project*. A project includes the design files that specify the circuit to be simulated. We will first create a folder to hold the project used in this tutorial. Create a new folder for this tutorial with a name such as *ModelSim_Tutorial* and then make a subfolder named *Majority* for this example project.

To illustrate the simulation process, we will use a very simple logic circuit that implements the majority function of three inputs, x_1 , x_2 and x_3 . The circuit is defined by the expression

$$f(x_1, x_2, x_3) = x_1 x_2 + x_1 x_3 + x_2 x_3$$

In Verilog, this circuit can be specified as follows:

```
module majority (x1, x2, x3, f);
    input x1, x2, x3;
    output f;
    assign f = (x1 & x2) | (x1 & x3) | (x2 & x3);
endmodule
```

Enter this code into a file called *majority.v*, in the folder *ModelSim_Tutorial\Majority*. You can create the file using any text editor of your choosing (a text editor is also available within the ModelSim GUI).

Open the ModelSim simulator. In the displayed window select File > New > Project, as shown in Figure 1. A Create Project pop-up box will appear, as illustrated in Figure 2. Specify the name of the project; we chose the name *majority*. Use the Browse button in the Project Location box to specify the location of the folder that you created for the project. ModelSim uses a working library to contain the information on the design in progress; in the Default Library Name field we used the name *work*. Click OK.

ModelSim - INTEL FPGA STARTE	R EDITION 10.5b	-	×
File Edit View Compile Simu	ilate Add Library Tools Layout Bookmarks Window Help		
New F	Folder 🗛 🕾 📅 😹 🕼 🕷 🕼 🗮 🤹 🔹 🕴 🔶 🚓 🔹 🛛 Lavout MoDestion 🔍		
Open S			
Load F	Project		
Close	ibrary		
Import 🕨 🛙	Debug Archive		
Export •			
Save Ctrl+S	\$MODEL_IECH//altera/vhdi/220model		
Save As	\$MODEL_IECH/Jatera/well0g/2cull		
Report	WODEL_TECH././altera/vhd/altera l		
Change Directory	SMODEL TECH//altera/verilog/altera		
Use Source Y	\$MODEL_TECH//altera/vhdl/altera_mf		
Source Directory	\$MODEL_TECH//altera/verilog/altera		
у	\$MODEL_TECH//altera/verilog/altera		
Datasets y	\$MODEL_TECH//altera/vhdl/arriaii		
Environment V	\$MODEL_TECH//altera/vhdl/arriaii_hssi		
Y	\$MODEL_TECH//altera/verilog/arriai		
Page Setup Y	\$MODEL_IECH//altera/walarnaii_p		
Print	\$MODEL_IECH/Jatera/verin0y/arriaii		
Print Postscript	WODEL_IECH/Jatera/vellog/antain SMODEL_IECH/Jatera/vellog/antaing		
Recent Directories	SMODEL TECH/, //altera/vhd/arriaiigz		
Recent Directories	\$MODEL_TECH//altera/verilog/arriai		
Class Window Y	\$MODEL_TECH//altera/vhdl/arriaiigz		
Close Window y	\$MODEL_TECH//altera/verilog/arriai		
Quit y	\$MODEL_TECH//altera/verilog/arriaiigz		
arriav Library	\$MODEL_TECH//altera/vhdl/arriav		
	\$MODEL_TECH/altera/verilog/arriav		
arriav_pcie_hip_ver Library	\$MODEL_TECH/altera/verilog/arriav		
Library	SMODEL_IECHJatera/verilog/arriav		
			 -
			 a≉ x
# Reading C:/intelFPGA/18 0	/modeleim see/tol/weim/nraf tol		
Ficturing C., Interritor, 10.0	, modeloim_doc/ ooi/ toim/picitooi		
ModelSim>			
			_
<u> </u>			 Ψ.
<no design="" loaded=""></no>	<no context=""></no>		1

Figure 1. The ModelSim window.

R Create Project	×
Project Name	
majority	
Project Location	
C:/ModelSim_Tutorial/Majority	Browse
Default Library Name	
Copy Settings From	
modelsim_ase/modelsim.ini	Browse
Copy Library Mappings C Reference	e Library Mappings
	OK Cancel

Figure 2. Created Project window.

In the pop-up window in Figure 3, click on Add Existing File and add the file *majority.v* to the project as shown in Figure 4. Click OK, then close the window from Figure 3.

Add items to the P	roject 💌 💌
Click on the icon to	add items of that type:
Create New File	Add Existing File
Create Simulation	Create New Folder
	Close

Figure 3. Add Items window.

Add file to Project										
File Name C:/ModelSim_Tutorial/Major	ity/majority.v Browse									
Add file as type	Folder Top Level									
Reference from current location	C Copy to project directory									
	OK Cancel									

Figure 4. Add File window.

At this point, the main Modelsim window will include the file as indicated in Figure 5, with a question mark in the Status column. Now, select Compile > Compile All. As illustrated in the figure, the ModelSim GUI will indicate in the Transcript window (at the bottom) that the code in the *majority.v* file was successfully compiled, and a corresponding check mark will be displayed in the Status column. The Verilog code is now ready for simulation.

ModelSim - INTEL FPGA STARTER E	DITION 10.5b			_		×
File Edit View Compile Simulate	Add Project lools	Layout Book	marks Window Help			
🖻 • 🚘 🔛 🤣 🍪 🐰 🛍 😤 j	₩ 🗄 🗖		🖮 🗰 📑 🛛 800 ns 🔶 🛄 🛄 [0 🕺 😩 💁	۞	
Project - C:/ModelSim_Tutorial/Majority/	majority				+	a x
▼Name Status Type	Order Modified					
🗃 majority.v 🛛 🖌 Verilog	0 12/04/2019 08:55:47 .					
				1		
Interview Project						× 2
A Transcript						a x
# Reading C:/intelFPGA lite/18	.1/modelsim ase/tcl/v	vsim/pref.t	cl		_	
# Loading project majority	_ //					
# Compile of majority.v was su	ccessful.					
ModelSim >						_
riddcioint>						
	Pro	ject : majority	<no design="" loaded=""></no>	<no context=""></no>		1.

Figure 5. ModelSim window after compilation.

4 Creating Waveforms for Simulation

To perform simulation of the designed circuit, it is necessary to enter the simulation mode by selecting Simulate > Start Simulation. This leads to the window in Figure 6.

lajority/work lajority/majority.v a/vhdl/220model a/verilog/220m a/vhdl/altera	Library Module Library	work
lajority/majority.v a/vhdl/220model a/verilog/220m a/vhdl/altera	Module Library	majority
a/vhdl/220model a/verilog/220m a/vhdl/altera	Library	
a/verilog/220m a/vhdl/altera		220model
a/vhdl/altera	r Library	220model_ver
	Library	🕂 👖 altera
a/vhdl/altera_l	Library	⊢ <mark></mark> altera_Insim
a/verilog/altera	ver Library	⊢ <mark>∭</mark> altera_Insim_ver
a/vhdl/altera_mf	Library	⊢ <mark>∭</mark> altera_mf
a/verilog/altera	r Library	⊢ <mark></mark> altera_mf_ver
a/verilog/altera	Library	⊢ <mark>r</mark> altera_ver
•		
Perolution		esian Unit(s)
a/ a/	r Library Library	- fi altera_mf_ver - fi altera_ver

Figure 6. Start Simulation window.

Expand the *work* folder and select the design called *majority*, as shown in the figure. Then click OK. Now, the ModelSim GUI opens a number of windows and toolbars, as illustrated in Figure 7, that are useful for performing a simulation. The Objects window, shown in a blue color, lists the input and output signals of the designed circuit. The Wave window is used to display waveforms that are associated with these inputs and outputs. Figure 7 shows several toolbars that can be used to select various ModelSim GUI commands. To make your window look like the one in the figure, you may have to open or close some of the available toolbars. Right-clicking in the toolbar area, as indicated in Figure 8, allows you to show or hide toolbars.



Figure 7. Simulation windows.



Figure 8. The toolbars shown in Figure 7.

To simulate the circuit we must first specify the values of input signals, which can be done by drawing the input waveforms using the Wave window. Right-click in the Wave window to select Zoom Range and in the pop-up window that will appear specify the range from 0 to 800 ns. This selection should produce an image like the one in Figure 9. If you need to change the timeline display units, right-click on the timeline and select Grid, Timeline, & Cursor Control, then select ns in the time units drop-down menu.



Figure 9. The Wave window.

For our simple circuit, we can do a complete simulation by applying all eight possible valuations of the input signals x_1 , x_2 and x_3 . The output f should then display the logic values defined by the truth table for the majority function. We will first draw the waveform for the x_1 input. In the Objects window, right-click on x_1 . Then, choose Modify > Apply Wave in the drop-down box that appears, as shown in Figure 10. This leads to the window in Figure 11,

which makes it possible to specify the value of the selected signal in a time period that has to be defined. Choose Constant as the desired pattern, zero as the start time, and 400 ns as the end time. Click Next. In the window in Figure 12, enter 0 as the desired logic value. Click Finish. Now, the specified signal appears in the Wave window, as indicated in Figure 13.



Figure 10. Selecting a signal in the Objects window.

Create Pattern Wizard	Select Pattern Patterns C Clock Constant C Random C Repeater	Signal Name sim:/majorit Start Time 0	End Time	Time Unit
Repeater Counter Select the pattern in	C Counter		\searrow	
) Select the battern in		< F	Previous Next >	Cancel

Figure 11. Specifying the type and duration of a signal.



Figure 12. Specifying the value of a signal.



Figure 13. The updated Wave window.

To draw the rest of the x_1 signal, right-click on its name in the Wave window (make sure to click in the Wave window to make this change to the existing waveform, and not in the Objects window). In the drop-down window that appears, select Edit > Wave Editor > Create/Modify Waveform. This leads again to the window in Figure 11. Now, specify 400 ns as the start time and 800 ns as the end time. Click Next. In the window in Figure 12, specify 1 as the required logic value. Click Finish. This completes the waveform for x_1 , as displayed in Figure 14.



Figure 14. The completed waveform for x_1 input.

ModelSim provides different possibilities for creating and editing waveforms. To illustrate another approach, we will specify the waveform for x_2 by first creating it to have a 0 value throughout the simulation period, and then editing it to produce the required waveform. Repeat the above procedure, by right-clicking on x_2 in the Objects window, to create a waveform for x_2 that has the value 0 in the interval 0 ns to 800 ns. So far, we used the Wave window in the Select Mode which is indicated by the highlighted icon \bigstar . Now, click on the Edit Mode icon \blacksquare as indicated in Figure 15 (if the Edit Mode icon is *greyed-out*, then first click on the title bar of the Wave window to activate it). Note that Edit Mode opens some new toolbar icons for use in the editing process.

🍬 🥬 🛛 🖎 💁		<u>] # 8 5</u> m M 6 4 5 6							
🔢 Wave - Default 🚃		Edit Mode		= ****					
💫 🗸	Msgs								
Edit:/majority/x1	St0 St0								
A Ren	00.00								
Gel Cursor 1	.00 ns	0.00 ns	200) ns	400) ns	600 n		

Figure 15. Selecting the Wave Edit mode.

The waveform for x_2 should change from 0 to 1 at 200 ns, then back to 0 at 400 ns, and again to 1 at 600 ns. Select x_2 for editing by clicking on it. Then, click just to the right of the 200-ns point, hold the mouse button down and sweep to the right until you reach the 400-ns point. The chosen interval will be highlighted in white, as shown in Figure 16. Observe that the yellow cursor line appears and moves as you sweep along the time interval. To change the value of the waveform in the selected interval, click on the Invert icon as illustrated in the figure. A pop-up box in Figure 17 will appear, showing the start and end times of the selected interval. If the displayed times are not exactly 200 and 400 ns, then correct them accordingly and click OK. The modified waveform is displayed in

Figure 18. Use the same approach to change the value of x_2 to 1 in the interval from 600 to 800 ns, which should yield the result in Figure 19.

∎ ≫€-	Search:			•	10 A. A	Þ 🛛 🕹	18		R 🖃	., }	<u>₽</u>
📰 Wave - Default 🚃								44	+		×
💫 🗸	Msgs										
승 Edit:/majority/x1	St1										•
Edit:/majority/x2	St0										
										-	
											-
Ale Now	0.00 ns) ns	200	ns	400	ns	600) ns	800 (ns	
🗟 🖉 😑 Cursor 1	201.081 ns		201.0	81 ns - 19	8.919 ns-						
Edit Cursor	400 ns				400) ns					
	 I I 	•								F	

Figure 16. Editing the waveform.

M Edit Invert		×							
Signal Name									
Edit:/majority/x2									
Start Time	End Time	Time Unit							
200	400	ns 🔻							
		OK Cancel							

Figure 17. Specifying the exact time interval.



Figure 18. The modified waveform.



Figure 19. Completed waveforms for x_1 and x_2 .

We will use a third approach to draw the waveform for x_3 . This signal should alternate between 0 and 1 logic values at each 100-ns interval. Such a regular pattern is indicative of a *clock* signal that is used in many logic circuits. To illustrate how a clock signal can be defined, we will specify x_3 in this manner. Right-click on the x_3 input in the Objects window and select Modify > Apply Wave. In the Create Pattern Wizard window, select Clock as the required pattern, and specify 0 and 800 ns as the start and end times, respectively, as indicated in Figure 20. Click Next, which leads to the window in Figure 21. Here, specify 0 as the initial value, 200 ns as the clock period, and 50 as the duty cycle. Click Finish. Now, the waveform for x_3 is included in the Wave window.

Generate a waveform for any signal for the chosen pattern. The allowed patterns are:	Select Pattern Patterns © Clock © Constant	Signal Name sim:/majori Start Time	ty/x3 End Time	X Time Unit
Constant Clock Random Repeater Counter Select the pattern in	C Random C Repeater C Counter	0	Previous Next >	ns V

Figure 20. Selecting a signal of clock type.



Figure 21. Defining the characteristics of a clock signal.

Lastly, it is necessary to include the output signal f. Right-click on f in the Objects window. In the drop-down menu that appears, select Add to > Wave > Selected Signals as shown in Figure 22. Alternatively, you could *drag-and-drop* the signal f from the Objects window into the Wave window. The result is the image in Figure 23.

💊 Objects 🚃		<u> </u>		₹ ×		Wave - Def	ault	_					=		
▼ Name	Value	Kinc 🕑	Now	∙ 1		술 🗸		Π	Msgs						
	Hiz Hiz Hiz StX	Net Net Net Net	In In Out	Vi	iew	Edit:/ Edit:/ Edit:/ / Declaration / Memory Conte	/majority/x1 /majority/x2 /majority/x3 ents	S	sto sto sto						
🔅 Processes (A	ctive) =		<u>= +</u> .	A A A	. dd . dd .dd	Wave Wave New Wave To	Ctrl+W	F							
▼ Name		Тур	be (filtered	A	dd	Dataflow	Ctrl+D		h	m	m		huuuu	humm	luuuu See
				A	dd	to		Þ	Wave	e	۲I	Sele	ected Sig	nals 📐	JIIS
•				U	PF			Þ	List Log) 	Sign Sign	ials in Re ials in De	gion 🗥 sign	
}.l/modelsim	ase/to	l/vsii	m/pref.	C Fi	op ind	у 	Ctrl+C Ctrl+F		Data Wate	flow th	▶ [∟] ▶	F		-	

Figure 22. Adding a signal to the Wave window.



Figure 23. The completed Wave window.

Save the created waveforms by going to File > Save Format in the Wave window. We will save the file using the default name *wave.do*, as indicated in Figure 24.

Nave Format	×	
Pathname		
C:/ModelSim_Tutorial/Majority/wave.do	Browse	
Save contents		
V waveform formats V waveform edits		
	OK Cancel	

Figure 24. Saving the waveform file.

5 Simulation

To perform the simulation, in the toolbar area of the ModelSim GUI specify that the simulation should run for 800 ns, as illustrated in Figure 25 (If you don't see this toolbar, right-click in the toolbar area and select Simulate). Then, click on the Run icon, as indicated in Figure 25. The result of the simulation will be displayed as presented in the figure. Observe that the output f is equal to 1 whenever two or three inputs have the value 1, which verifies the correctness of our design.



Figure 25. Running the simulation.

6 Making Changes and Resimulating

Changes in the input waveforms can be made using the approaches explained above. Then, it is necessary to restart the simulation using the altered waveforms. For example, change the waveform for x_1 to have the logic value 1 in the interval from 0 to 200 ns, as indicated in Figure 26. Now, click on the Restart icon shown in the figure. A pop-up box in Figure 27 will appear. Leave the default entries and click OK. Upon returning to the Wave window, simulate the design again by clicking on the Run icon. The result is given in Figure 28.



Figure 26. Changed input waveforms.



Figure 27. The Restart box.



Figure 28. Result of the new simulation.

Simulation is a continuous process. It can be stopped by selecting Simulate > End Simulation in the main Model-Sim window.

7 Simulating a Circuit without Drawing Waveforms

We will use another ModelSim project to illustrate some additional features of the Wave window. Consider the circuit given in Figure 29, which is a 2-to-1 multiplexer for four-bit values. Part *a* of the figure shows how the circuit is constructed using 2-to-1 multiplexers, and Figure 29*b* gives the circuit symbol. If the input s = 0 then the four-bit output M = X, else if s = 1 then M = Y.



Figure 29. A 2-to-1 multiplexer for four-bit values.

This multiplexer circuit can be specified by using the Verilog code shown below.

```
module Mux_4bit (X, Y, s, M);
input [3:0] X, Y;  // input data
input s;  // select signal
output [3:0] M;  // output data
assign M[0] = (~s & X[0]) | (s & Y[0]);
assign M[1] = (~s & X[1]) | (s & Y[1]);
assign M[2] = (~s & X[2]) | (s & Y[2]);
assign M[3] = (~s & X[3]) | (s & Y[3]);
endmodule
```

In the folder named *ModelSim_Tutorial* that you created for this tutorial, make a new subfolder called *Mux_4bit* to hold the ModelSim files for this project. In the folder *ModelSim_Tutorial\Mux_4bit* enter the Verilog code for the multiplexer circuit into a file called *Mux_4bit.v*.

In ModelSim, make a new project by selecting File > New > Project, which opens the window from Figure 1 (if ModelSim prompts you to close the currently-open project, select Yes). In the Create Project pop-up box from Figure 2 give the project the name Mux_4bit and use the Browse button to set the Project Location to *ModelSim_Tutorial\Mux_4bit*. Click OK to reach the pop-up from Figure 3 and then select Add Existing File. In the window from Figure 4 use the Browse button to add your *Mux_4bit.v* file to the project.

Now, in the window from Figure 5 select the Compile > Compile All command. If you typed the Verilog code for the multiplexer correctly, then you should see a message in the Transcript window reporting compilation success. If there are any errors, then fix the code and compile again.

8 Specifying Simulation Inputs

To perform simulation of the multiplexer, select the command Simulate > Start Simulation to reach the window in Figure 30. As indicated in the figure, expand the work folder, click on the Mux_4bit design, and then select OK. Your ModelSim display should now look like the one shown in Figure 31. To populate the Wave window as displayed in the figure, first click on the signal X in the Objects window and then shift-click on the signal M so that all signals are selected. Now, drag-and-drop the selected signals into the Wave window. Set the Zoom Range of the Wave window to 80 ns.

* Name	Туре	Path	
work	Library	C:/ModelSim_Tutorial/Mux_4bit/work	-1
Mux_4bit	Module	C:/ModelSim_Tutorial/Mux_4bit/Mux_4	
+ 220model	Library	\$MODEL_TECH//altera/vhdl/220model	
+ 220model_ver	Library	\$MODEL_TECH//altera/verilog/220m	
+ altera	Library	\$MODEL_TECH//altera/vhdl/altera	
altera_Insim	Library	\$MODEL_TECH//altera/vhdl/altera_l	
altera_Insim_ver	Library	\$MODEL_TECH//altera/verilog/altera	
	Library	\$MODEL_TECH//altera/vhdl/altera_mf	
altera_mf_ver	Library	\$MODEL_TECH//altera/verilog/altera	
+ altera_ver	Library	\$MODEL_TECH//altera/verilog/altera	
•			▶
Design Unit(s)		Resolution	
work Muy Abit		default	

Figure 30. The start simulation window.



Figure 31. The ModelSim window for simulation of the multiplexer.

Before beginning the simulation we will first illustrate how the Wave window can be used to select a specific number-radix for displaying the value of a signal. Right-click on the name of the signal X in the Wave window, as illustrated in Figure 32, and note that several radix choices are available. In this case select *Radix* > *Binary*. Use this same procedure to set the radices for the other signals to Binary, or to some other choice if you prefer.



Figure 32. Setting a waveform radix.

For the previous ModelSim project described in this tutorial we employed features of the Wave window to *draw* waveforms that were used as inputs to the simulation. For this project we will use a different method by *forcing* the values of signals. Right-click on the X signal, as illustrated in Figure 33, and select Force. This action opens the pop-up window in Figure 34 that displays the signal name X and allows its value to be set. As illustrated in the figure set the X signal to the binary value 0101.



Figure 33. Selecting the Force command.

Force Selected Signal		×
Signal Name: sim:/Mux_4b	it/X	
Value: 0101		
Freeze C Drive	C Deposit	
Delay For: 0		
Cancel After:		
	ОК	Cancel

Figure 34. Forcing the *X* signal to the value 0101.

Next right-click on the Y signal and use the Force command to set it to the binary value 1010. Finally, use the Force command to set the s signal to the value 0 so that the multiplexer selects input X. Now that the input values have been set, we can run the simulation for an initial time period, such as 20 ns. To run the simulation for 20 ns you can use the Run Length toolbar box from Figure 25. Alternatively you can enter the command run 20 ns in the Transcript window. Perform the simulation to get the result shown in Figure 35.

🔢 Wave - Default 🛨 🖻 🗙										
- 💫 🗸	Msgs									
🕳 🍫 /Mux_4bit/X	0101	0101								•
🖅 👍 /Mux_4bit/Y	1010	1010								
🧼 /Mux_4bit/s	0									
, ≖- /Mux_4bit/M	0101	0101								
										•
A R O Now	20 ns	1001000							hundhun	
🔓 🎤 \ominus 🛛 Cursor 1	.00 ns	0.00 ns	TIS 20	ns 30	ris 40	TIS 50	TIS 60	TIS 70	TIS	
< >	$ \rightarrow $	•								

Figure 35. Waveforms after running the simulation for 20 ns.

Now, right-click on the s signal again and select the Force command. In the window from Figure 34 set the s signal to 1, so that the multiplexer selects input Y. Then run the simulation for another 20 ns by using either the Run Length toolbar box or by typing run 20 ns in the Transcript window. Continue changing the input values and running additional simulation time periods as desired. Example waveforms for an 80 ns simulation are shown in Figure 36.



Figure 36. Waveforms after running the simulation.

9 Simulating a Sequential Circuit

We will use another ModelSim project to illustrate some additional features of the Wave window. Consider the Verilog code shown below, which specifies a loadable down-counter:

```
module counter (L, Clock, Data, Q);
input L, Clock;
input [2:0] Data;
output reg [2:0] Q;
wire E;
always @(posedge Clock)
    if (!L)
        Q <= Data;
else if (E)
        Q <= Q - 3'b1;
assign E = (Q != 3'b0);
endmodule
```

The counter can be synchronously loaded from the *Data* input when when the load input L = 0. When the count reaches zero the enable *E* is set to 0 and this stops the counter.

In the folder named *ModelSim_Tutorial* that you created for this tutorial, make a new subfolder called *Counter* to hold the ModelSim files for this project. In the folder *ModelSim_Tutorial**Counter* enter the Verilog code for the down-counter into a file called *counter*.

In ModelSim, make a new project by selecting File > New > Project, which opens the window from Figure 1 (if ModelSim prompts you to close the currently-open project, select Yes). In the Create Project pop-up box from Figure 2 give the project the name counter and use the Browse button to set the Project Location to *ModelSim_Tutorial\Counter*. Click OK to reach the pop-up from Figure 3 and then select Add Existing File. In the window from Figure 4 use the Browse button to add your *counter.v* file to the project.

Now, in the window from Figure 5 select the Compile > Compile All command. If you typed the Verilog code for the counter correctly, then you should see a message in the Transcript window reporting compilation success. If there are any errors, then fix the code and compile again.

10 Specifying Simulation Inputs

To perform simulation of the counter, select the command Simulate > Start Simulation to reach the window in Figure 37. As indicated in the figure, expand the work folder, click on the counter design, and then select OK. Your ModelSim display should now look like the one shown in Figure 38. To populate the Wave window as displayed in the figure, first click on the signal L in the Objects window and then shift-click on the signal E so that all signals are selected. Now, drag-and-drop the selected signals into the Wave window. Set the Zoom Range of the Wave window to 1800 ns.

Note: Start Simulation			×
Design VHDL Verilog	Libraries	SDF Others	<.
▼ Name	Туре	Path	
- work	Library	work	
[1] counter	Module	C:/ModelSim_Tutorial/Counter/counter.v	
+ 220model	Library	\$MODEL_TECH//altera/vhdl/220model	
+ 220model_ver	Library	\$MODEL_TECH//altera/verilog/220m	
+	Library	\$MODEL_TECH//altera/vhdl/altera	
+ altera_Insim	Library	\$MODEL_TECH//altera/vhdl/altera_l	
	Library	\$MODEL_TECH//altera/verilog/altera	
	Library	\$MODEL_TECH//altera/vhdl/altera_mf	
	Library	\$MODEL_TECH//altera/verilog/altera	
□ altera_ver	Library	\$MODEL_TECH//altera/verilog/altera	<u> </u>
•			
Design Unit(s)		Resolution	
work.counter		default	
			Cancel

Figure 37. The start simulation window.



Figure 38. The ModelSim window for simulation of the counter.

Before beginning the simulation we will illustrate some useful features of the Wave window. For each signal we will first select a specific number-radix for displaying its value, and then assign the signal a customized display name. Right-click on the name of the signal L in the Wave window, as illustrated in Figure 39, and select *Radix > Binary*. Use this same procedure to set the radix for Clock to Binary, Data and Q to Unsigned, and E to Binary.

Objects				vva	ive - Default E						
* Name	Value		Now 🔁 🕨	- 🍋 -	,		Msgs				
🚽 L 🥠 Clock	HiZ HiZ	Net Net	In In		/counter/L	oc	Object Declaratio	n			
🛨 🎝 Data	ZZZ XXX	Net Pack	In . Out	E-4	🦩 /counter/D	ata	Add	•			
1 🗸 🖥	StX	Net	Internal	∎ -1	🖕 /counter/Q		Edit	•			
-			2110211121		/counter/E		View	•			
							UPF	×.			
4							Radix	÷	Global Sign	al Radix	
ollo -							Format	- •	Symbolic		
Processes (/	Active) =		+ • ×				Cast to	- 1	Binary	N	
Name * Market * Assic	N#17	19	be (filtered		•	Ne	Combine Signals.		Octal	7	
- #ASSIG	14#17		agn		× •	INC	Group		Decimal		ns 0.8
					Ult:	sor	Ungroup		Unsigned		
•			•				_	_	Hexadecim	al	<u> </u>
							Force		ASCII		
							NoForce		Time		
							Clock		Sfived		

Figure 39. Setting a waveform radix.

Now, as shown in Figure 40, right-click again on L and select **Properties** to open the dialog in Figure 41. Set the Display Name to Load. Then, use the same process to set the other display names as given in Figure 42.

ᅌ Objects 😑		+ # ×	📰 Wave - Default 🚃				
▼ Name	je 🗖 i	Now 🖭 🕨	💫 🗸	Msgs			
L Clock	HiZ HiZ	Net Net	/counter/L	Object Declar	ration		
∎	zzz xxx StX	Net Pack Net		Add Edit	*		
				UPF	•		
ocesses (Ac	tive)	+ @ ×		Format Cast to	÷		
#ASSIC	GN#17	Assiç	AR No	Combine Sign Group	als	ns 0.	4 ns
•		Þ		Force			
<pre>//pref.tcl</pre>			_	Clock			
ter em//model	sim.in	i		Properties			

Figure 40. The Properties dialog.

Wave Properties		×
Signal: sim:/counter/L		ान
Display Name Load Radix Settings Radix binary Enumerations default Show Radix Base Prefix (e.g. 32'h)	Color Settings Wave Color Name Color Colors	<u>«</u>]»
	OK Cancel Ap	ply

Figure 41. Setting a display name.



Figure 42. The renamed signals.

For the previous ModelSim project described in this tutorial we employed features of the Wave window to *draw* waveforms that were used as inputs to the simulation. For this project we will use a different method by *forcing* the values of signals. Right-click on the *Load* signal, as illustrated in Figure 43, and select Force. This action opens the pop-up window in Figure 44 that displays the original signal name L and allows its value to be set. As illustrated in the figure set the L signal to the value 0.

💫 Objects 🚃 🕬 🛨 🖻 🗵 🔢 Wave - Defa	ault
▼Name 🕑 🗖 Now 🌮 🕨 👟	Msgs
L HiZ Net	Object Declaration
■ 30 Data 222 Net ■ 40 Q xox Pack 40 E StX Net 41 Count 42 Enable	Add Edit View
	UPF
Cocesses (Active)	Format Cast to
#ASSIGN#17 Assic	Combine Signals 3 0.4 ns 0.6 ns
	Ungroup
	Force NoForce
/pref.tcl	Clock
≀ter >em//modelsim.ini	Properties

Figure 43. Selecting the Force command.

Force Selected Signal				
Signal Name: sim:/counter/L				
Value: 0				
Kind	۱ ۲			
Delay For: 0				
Cancel After:				
OKCance	!			

Figure 44. Forcing the *Load* signal to the value 0.

Next, in the Wave window right-click on the *Clock* signal and select the Clock command to open the pop-up in Figure 45. In the Period box specify a clock-period of 200 ns, as illustrated in the figure, and then click OK. Finally, set the value of the *Data* input signal by right-clicking on its waveform and selecting the *Force* command. As depicted in Figure 46 specify a data value of 10#6. This syntax means that a number base of 10 is being used to specify a signal value of 6.

M Define Clock X
Clock Name
sim:/counter/Clock
offset Duty
0 50
Period
200 ns
Logic Values
High: Low: 0
First Edge © Rising © Falling
OK Cancel

Figure 45. Setting the *Clock* period to 200 ns.

Force Selected Signal		×
Signal Name: sim:/counte	r/Data	
Value: 10#6		
Kind		
• Freeze O Drive	C Deposit	
Delay For: 0		
Cancel After:		
	ОК	Cancel

Figure 46. Forcing the value of the Data signal..

Since the *Load* signal is asserted to 0 we can now initialize the counter from the *Data* input by running the circuit for one clock cycle. To run the simulation for 200 ns you can use the Run Length toolbar box from Figure 25. Alternatively you can enter the command run 200 ns in the Transcript window. Perform the simulation to get the result shown in Figure 47.

Now, right-click on the *Load* signal again and select the Force command. In the window from Figure 44 set the *Load* signal to 1, so that it is no longer asserted. Finally, run the simulation for another 1600 ns by using either the Run Length toolbar box or by typing run 1600 ns in the Transcript window. As shown in Figure 48 the counter decrements on each active clock edge until it reaches 0, after which *Enable* = 0 and the counter is stopped.



Figure 47. Waveforms after running the simulation for 200 ns.



Figure 48. Waveforms after running the full simulation.

You can select the *File > Save Format* command to save the formatting information for the waveforms, using a filename such as *wave.do*. If you quit ModelSim and then later reload the *counter* project, then the waveform formats can be reloaded by first starting a new simulation and then entering the command **do wave.do** in the Transcript window.

11 Concluding Remarks

The purpose of this tutorial is to provide a quick introduction to ModelSim, explaining only the rudimentary aspects of functional simulation that can be performed using the ModelSim Graphical User Interface. More details about the ModelSim simulator can be found in other tutorials that are available on the internet.

Copyright © FPGAcademy.org. All rights reserved. FPGAcademy and the FPGAcademy logo are trademarks of FPGAcademy.org. This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.

**Other names and brands may be claimed as the property of others.