

ECED 4260 IC Design and Fabrication  
**Lab 1 Individual Marking Sheet**

---

Student Names	ID #	Lab Station #	Marks (out of 3)

**Understanding VHDL (1 point):**

Draw the schematic diagrams of the attached VHDL codes (i.e. Xor\_2 and Xor\_3).

**VHDL Compilation (0.5 point):**

Compile the Xor\_3.vhd, and write down the following information:

**Pin Assignment:** \_\_\_\_\_

**FPGA Device used:** \_Altera Cyclone \_\_\_\_ EP \_\_\_\_\_

Total logic elements used: \_\_\_\_\_ Total pins: \_\_\_\_\_

**Circuit Simulation (1 point):**

Simulate the Xor\_3 using ModelSim-Altera.

The delay of the output is about \_\_\_\_\_ ns for functional simulation.

The delay of the output is about \_\_\_\_\_ ns for timing simulation.

**Demonstrations (0.5 point):**

**TA's signature**

-----

-----