

# ECED 4260 – IC Design and Fabrication

<http://mems.ece.dal.ca/eced4260.php>

Instructor: [yuan.ma@dal.ca](mailto:yuan.ma@dal.ca)

1.	Logic design review	<b>Evaluation:</b>	
2.	Hardware description language and simulation	Assignments	6 %
3.	Register-Transfer Level components	Tut 1 and Lab1	6 %
4.	RTL level system design	Lab 2 and 3	12 %
5.	Arithmetic circuits design	Lab 4	15 %
6.	Digital system testing	Midterm	26 %
7.	Microfabrication process	Final	35 %

**Course Notes:** <http://mems.ece.dal.ca/eced4260/Coursenotes2016.pdf>

Reference1. Peter J. Ashenden, **The Student's Guide to VHDL** (Morgan Kaufmann, 1998 or 2<sup>nd</sup> Ed.)

Reference2. Peter J. Ashenden **The Designer's Guide to VHDL** (Morgan Kaufmann, 3<sup>rd</sup> Ed.)

Reference3. M. Morris Mano, **Digital design with an introduction to the Verilog HDL, VHDL and SystemVerilog** (Pearson)

Reference4. Pong P. Chu, **RTL Hardware Design Using VHDL** (John Wiley & Sons)