

IV. Design of Arithmetic Circuits

4. Design of Arithmetic Circuits

4.1 Introduction to Arithmetic Circuits

4.2 Number Systems and Codes

4.3 Design of Fast Adders

4.4 Design of Fast Multipliers

4.5 Design of Fast divider

4.6 Floating Point Arithmetic

4.1 Introduction to Arithmetic Circuits

- A large proportion of data that is collected is numerical data which must be processed arithmetically
- Efficient high-speed hardware implementations of arithmetic operations are desirable
- Some arithmetic circuits are implemented in combinational logic : addition, subtraction, comparing
- Other arithmetic circuits are too bulky in Combinational logic : multiplier Div, Sqrt, filtering
- Regular, iterative structure: a recurring theme in the design of arithmetic circuits.

4.2 Number Systems and Codes

4.2.1 Positional Number Systems

4.2.2 Octal and Hexadecimal Numbers

4.2.3 General Positional-Number-System Conversions

4.2.4 Addition and Subtraction of Non-decimal Numbers

4.2.5 Representation of Negative Numbers

4.2.6 Two's Complement Addition and Subtraction

4.2.7 One's Complement Addition and Subtraction

4.2.8 Binary Multiplication

4.2.9 Binary Division

4.2.1 Positional Number Systems

- Traditional number system
- A number is represented by a string of digits, each digit position has an associated weight.
 - $1734=1*1000+7*100+3*10+4$
 - $585.55=5*100+8*10+5*1+5*0.1+5*0.01$
 - 10 is called base or radix
- General : $D=d_{p-1}d_{p-2}\dots d_1d_0d_{-1}d_{-2}\dots d_{-n}$
- Binary : $B=b_{p-1}b_{p-2}\dots b_1b_0b_{-1}b_{-2}\dots b_{-n}$

$$D = \sum_{i=-n}^{p-1} d_i r^i \quad B = \sum_{i=-n}^{p-1} b_i 2^i$$

- $100.001_2=(?)_{10}$

4.2.2 Octal and Hexadecimal Numbers

- Radix 10 is important
- Radix 2 is important
- Radix 8 & 16 ? (When you are 40?)


B	Decimal	Octal	Hex
0000	0	0	0
0001	1	1	1
0010	2	2	2
0011	3	3	3
0100	4	4	4
0101	5	5	5
0110	6	6	6
0111	7	7	7
1000	8	10	8
1001	9	11	9
1010	10	12	A
1011	11	13	B
1100	12	14	C
1101	13	15	D
1110	14	16	E
1111	15	17	F

4.2.3 General Positional-Number-System Conversions

- Radix r to decimal conversion

$$D = \sum_{i=-n}^{p-1} d_i r^i$$

- The value of the number can be found by converting each digit of the number to its radix-10 equivalent and expanding the formula using radix -10 arithmetic
- $436.5_8 =$
- $D = d_{p-1}d_{p-2}\dots d_1d_0d_{-1}d_{-2}\dots d_{-n}$
- $= (\dots ((d_{p-1}) * r + d_{p-2}) * r + \dots) r + d_1$



4.2.4 Addition and Subtraction of Nondecimal Numbers

- To add two binary numbers X and Y , we add together the least significant bits with an initial carry (c_{in}) of 0, producing carry (c_{out}) and sum (s) bits. We continue processing bits from right to left, adding the carry out of each column into the next column's sum. (Examples)
- Binary subtraction is performed similarly, using borrow instead of carries between steps, and producing a difference bit d . (Examples)

4.2.5 Representation of Negative Numbers

1) Signed Magnitude Representation

- The signed magnitude system is applied to binary numbers by using an extra bit position to represent the sign.
- To build a adder and subtractor: disadvantage and advantage.

2) Complement Number Systems

- Radix complement system, the complement of an n-digit number is obtained by subtracting it from r^n
- Example (10's complement, 9's complement)
- Two's complements
 - MSB serves as the sign bit
 - Examples

4.2.5 Representation of Negative Numbers

Decimal	Two's complement	One's complement	Signed magnitude
-8	1000		
-7	1001	1000	1111
-6	1010	1001	1110
-5	1011	1010	1101
-4	1100	1011	1100
-3	1101	1100	1011
-2	1110	1101	1010
-1	1111	1110	1001
0	0000	1111 or 0000	1000 or 0000
1	0001	0001	0001
2	0010	0010	0010
3	0011	0011	0011
4	0100	0100	0100
5	0101	0101	0101
6	0110	0110	0110
7	0111	0111	0111

4.2.6 Two's Complement Addition and Subtraction

- Addition
 - The results will always be the correct sum as long as the range of the number system is not exceeded.
 - Overflow detector :
 - $V = a_n b_n r_n' + a_n' b_n r_n$ (example)
- Subtraction
 - Negate the subtrahend by taking its two's complement, and then add it to the minuend using the normal rules for addition
 - Example

4.2.7 One's Complement Addition and Subtraction

- Addition
 - If we start at 1000 (-7) and count up, we obtain each successive one's complement number by adding 1 to the previous one, except at the transition from 1111 (0) to 0001 (1)
 - Suggestion: perform a standard binary addition, but add an extra 1 whenever we count past 1111
 - Examples
- Subtraction
 - Complement all bits of the subtrahend and proceed as in addition

4.2.8 Binary Multiplication


- Unsigned multiplication
 - Shift and Add Multiplication
 - Examples
- Signed multiplication
- Two's complement multiplication
 - Example

4.2.9 Binary Division

- Unsigned division
 - Shift and subtract
- Signed division
 - Using unsigned division
 - Make the quotient positive if the operands had the same sign, negative if they has different signs
 - The remainder should be given the same sign as the division


4.3 Design of Fast Adders

- Ripple carry adders
 - Decompose addition into bit-wise operations
 - Use the same circuit design for each bit
 - Get simple regular structure
- Carry signal ripples from LSB to MSB



Full Adder Circuit



- $C_{i+1} = C_i * a_i + C_i * b_i + a_i * b_i$ $S_i = a_i \oplus b_i \oplus c_i$
- Gate delay from C_i to C_{i+1} , C_i to S_i ?
- Critical path analysis:
 - Critical path: the signal path that limits the speed of the circuit
- Delay for n bit ripple carry adder ?
- Advantages: simple, iterative.
- Disadvantages: delays grows proportion to n
full adder



Full Subtractor Circuit

Gate delay from B_i to B_{i+1} , B_i to D_i ?

- Delay for n bit ripple carry adder ?
- Advantages & Disadvantages: same as ripple carry adder



$X_i Y_i$				
B_i	00	01	11	10
0				
1				

D_i

$X_i Y_i$				
B_i	00	01	11	10
0				
1				

B_i


2's Complement subtractors

Gate delay ?

Fast adder solution:

#1 PLA delay?

#2 Find a Compromise Circuit Design




Carry Look Ahead Logic

- In the 4-bit “ripple” adder, the carry out of each stage, C_{i+1} , is expressed as a function of X_i , Y_i , and C_i . The basic idea of carry look ahead logic is to express each C_i in terms of $X_i, X_{i-1}, \dots, X_0, Y_i, Y_{i-1}, \dots, Y_0$, and C_0 directly. Delay from C_0 to C_{n-1} ?

- Recall $C_1 = X_0Y_0 + X_0C_0 + Y_0C_0$

- Define: generate $G_i = X_iY_i$
- propagate $P_i = X_i + Y_i$



- $C_1 = X_0Y_0 + X_0C_0 + Y_0C_0$


- $= X_0Y_0 + (X_0 + Y_0)C_0 = G_0 + P_0C_0$

- $C_2 = G_1 + P_1C_1 = G_1 + P_1G_0 + P_0P_1C_0$



- $C_3 = G_2 + P_2C_2 = G_2 + P_2(G_1 + P_1G_0 + P_0P_1C_0)$

- $= G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$


- ...



4-bit Carry Look- Ahead Adder (CLA)



Cascade 4-bit CLAs




- Time Analysis:
- $C0 \rightarrow C4, C4 \rightarrow C8, C8 \rightarrow C12, C12 \rightarrow C15, C15 \rightarrow S15$

Worst case delay:

- 16-bit ripple carry adder worst case delay:
- General 4-bit CLAs delay:

Cascade look Ahead Generator



$$C_4 = G_{3-0} + P_{3-0}C_0$$


$$C_8 = G_{7-4} + P_{7-4}G_{3-0} + P_{7-4}P_{3-0}C_0$$

$$C_{12} = G_{11-8} + P_{11-8}G_{7-4} + P_{11-8}P_{7-4}G_{3-0} + P_{11-8}P_{7-4}P_{3-0}C_0$$

$$C_{16} = G_{15-12} + P_{15-12}G_{11-8} + P_{15-12}P_{11-8}G_{7-4} + P_{15-12}P_{11-8}P_{7-4}G_{3-0} + P_{15-12}P_{11-8}P_{7-4}P_{3-0}C_0$$


- $G_{3-0} = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0$
- $P_{3-0} = P_3P_2P_1P_0$
- $G_{7-4} = G_7 + P_7G_6 + P_7P_6G_5 + P_7P_6P_5G_4$
- $P_{7-4} = P_7P_6P_5P_4$
- $G_{11-8} = G_{11} + P_{11}G_{10} + P_{11}P_{10}G_9 + P_{11}P_{10}P_9G_8$
- $P_{11-8} = P_{11}P_{10}P_9P_8$
- $G_{15-12} = G_{15} + P_{15}G_{14} + P_{15}P_{14}G_{13} + P_{15}P_{14}P_{13}G_{12}$
- $P_{3-0} = P_{15}P_{14}P_{13}P_{12}$

Fast 16 bit CLA and CLG




- $G_{15-0} = G_{15-12} + P_{15-12}G_{11-8} + P_{15-12}P_{11-8}G_{7-4} + P_{15-12}P_{11-8}P_{7-4}G_{3-0}$
- $P_{15-0} = P_{15-12}P_{11-8}P_{7-4}P_{3-0}$
- Time Analysis:
- $C_0 \rightarrow G_{3-0}, G_{3-0} \rightarrow C_{12}, C_{12} \rightarrow C_{15}$
- $C_{15} \rightarrow S_{15}$
- Worst case delay:
- Cascade CLA delay:
- Ripple carry adder delay:

Fast 64 Bit Adder Based on CLA and CLG




- Time Analysis:
- $C0 \rightarrow G3-0, G3-0 \rightarrow G15-0, G15 \rightarrow C48, C48 \rightarrow C60, C60 \rightarrow C63, C63 \rightarrow S63$
- Worst case delay:
- Cascade CLA delay:
- Ripple carry adder delay:
- 128 bit CLA +CLG delay:
- General :

4.4.1 Combinational Multipliers



- Time Analysis:
- Cin → Cout, Cin → Sumout,
 - Worst case delay: $2(n-1)+3(n-1)+2(n-1)+3$

4.4.2 Sequential Add/Shift Unsigned Multiplier



R				G	P				Q				operation
0	0	0	0	0	0	0	0	0	0	0	0	0	
1	0	1	1	0	0	0	0	1	1	0	1	initialize	
1	0	1	1	0	1	0	1	1	1	0	1	add	
1	0	1	1	0	0	1	0	1	1	1	0	shift	
1	0	1	1	0	0	0	1	1	1	1	1	shift	
1	0	1	1	0	1	1	0	1	1	1	1	add	
1	0	1	1	0	0	1	0	1	1	1	1	shift	
1	0	1	1	1	0	0	0	1	1	1	1	add	
1	0	1	1	0	1	0	0	1	1	1	1	shift	


4.4.3 Booth Re-coded Multipliers

- Used in the booth multiplication algorithm
- Consider adjacent bits as follows:
- 0 0 0 1 1 0 1 1
- 0 0 +1 1 -1 0 0 1
- Examples: (MSB is sign bit)
- 01010 100110
- 10011 0110101

4.4.3 Booth Re-coded Multipliers (cont'd)

- The Booth Multiplication Algorithm
- Works for arbitrary combinations of positive and negative in 2's complement
 - Step1 recode the (positive or negative) multiplier
 - Step2: carry out the multiplication taking into account the sign of each nonzero multiplier bit
 - Examples: $45 * 30$, and $13 * (-16)$
 - Example $(-44) * (-19)$

4.4.3 Booth Multipliers (implementation)



- 00 → +0
- 01 → +M
- 10 → -M
- 11 → +0

-12
-7

M= 10100
M*=01100
Q=11001
M
Q

P					Q					F	Operation
0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	1	1	0	0	1	0	initialize
0	1	1	0	0	1	1	0	0	1	0	-M
0	0	1	1	0	0	1	1	0	0	1	shift right
1	1	0	1	0	0	1	1	0	0	1	+M
1	1	1	0	1	0	0	1	1	0	0	shift right
1	1	1	0	1	0	0	1	1	0	0	+0
1	1	1	1	0	1	0	0	1	1	0	shift right
0	1	0	1	0	1	0	0	1	1	0	-M
0	0	1	0	1	0	1	0	0	1	1	shift right
0	0	1	0	1	0	1	0	0	1	1	+0
0	0	0	1	0	1	0	1	0	0	1	shift right

4.4.3 Fast Multipliers


- The booth algorithm can save effort only when ...
- Worst case ?
- Fast multiplication: a modified booth algorithm that guarantees that no more than $0.5n$ partial products are required
- Idea: consider two booth bits at a time.

multiplier bit pair		next multiplier bit at right	booth bits	equivalent multiplicand
q_{i+1}	q_i	q_{i-1}		
0	0	0	+0+0	$0 * M$
0	0	1	+0+1	$+1 * M$
0	1	0	+1-1	$+1 * M$
0	1	1	+1+0	$+2 * M$
1	0	0	-1+0	$-2 * M$
1	0	1	-1+1	$-1 * M$
1	1	0	+0-1	$-1 * M$
1	1	1	+0+0	$0 * M$

4.4.3 Fast Multipliers(cont'd)

- Example $(-24)*(-19)=101000*101101$
 - Booth multiplication
 - Fast Multiplication

4.4.3 Fast Multipliers Implementation



-24 (101000)
-19 (101101)



M=101000
2M=1010000
-M=011000
-2M=0110000

P								Q								F	Operation
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	1	1	1	0	1	1	0	1	0	initialize
1	1	1	0	1	0	0	0	1	1	1	0	1	1	0	1	0	+M
1	1	1	1	1	0	1	0	0	0	1	1	1	0	1	1	0	shift 2 bits
0	0	0	1	0	0	1	0	0	0	1	1	1	0	1	1	0	-M
0	0	0	0	0	1	0	0	1	0	0	0	1	1	1	0	1	shift 2 bits
0	0	0	1	1	1	0	0	1	0	0	0	1	1	1	0	1	-M
0	0	0	0	0	1	1	1	0	0	1	0	0	0	1	1	1	shift 2 bits
0	0	0	0	0	1	1	1	0	0	1	0	0	0	1	1	1	0
0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	1	shift 2 bits

4.5.1 Unsigned Binary Division


- Division is more complicated to implement in hardware than multiplication.
- Division by hand involves conditional subtraction and shifting
- Hardware implementations of division are usually sequential approximations of the hand division algorithm.
- Example : 100010010(dividend)
- 1101(divisor)

4.5.2 Purely Combinational Array Divider




- Time delay $3 n^2 t_g$

4.5.3 Comparison Method Division



4.5.3 Comparison Method

Division (cont'd)




01011 $\overline{)100010010}$


M=01011

B	P					Q					operation				
1	0	0	0	0	0	1	0	0	0	1	0	0	1	0	load M,Q, clear P
1	0	0	0	0	1	0	0	0	1	0	0	1	0	0	shift P.Q
1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	shift
1	0	0	1	0	0	0	1	0	0	1	0	0	0	0	shift
1	0	1	0	0	0	1	0	0	1	0	0	0	0	0	shift
0	1	0	0	0	1	0	0	1	0	0	0	0	0	0	subtr.+set Q0
1	0	0	1	1	0	0	0	1	0	0	0	0	0	1	shift
0	0	1	1	0	0	0	1	0	0	0	0	0	1	0	subtr. +set Q0
1	0	0	0	0	1	0	1	0	0	0	0	0	1	1	shift
1	0	0	0	1	0	1	0	0	0	0	0	1	1	0	shift
1	0	0	1	0	1	0	0	0	0	0	1	1	0	0	shift
1	0	1	0	1	0	0	0	0	0	1	1	0	0	0	

4.5.3 Restoring Method for Division



4.5.3 Restoring Method cont'd



0100


1001

M=0100


n+1

M					P					Q				operation	
0	0	1	0	0	0	0	0	0	0	0	1	0	0	1	load M,Q, clear P
					0	0	0	0	0	1	0	0	1	0	shift left
					1	1	1	0	0	1	0	0	1	0	P ← P - M
					0	0	0	0	0	1	0	0	1	0	P ← P + M
					0	0	0	0	1	0	0	1	0	0	shift left
					1	1	1	0	1	0	0	1	0	0	P ← P - M
					0	0	0	0	1	0	0	1	0	0	P ← P + M
					0	0	0	1	0	0	1	0	0	0	shift left
					1	1	1	1	0	0	1	0	0	0	P ← P - M
					0	0	0	1	0	0	1	0	0	0	P ← P + M
					0	0	1	0	0	1	0	0	0	0	shift left
					0	0	0	0	0	1	0	0	0	1	P ← P - M
					0	0	0	0	1	0	0	0	1	0	shift left
					1	1	1	0	1	0	0	0	1	0	P ← P - M
					0	0	0	0	1	0	0	0	1	0	P ← P + M


4.5.4 Non Restoring Method for Division



Non-restoring Division Dataflow Diagram



4.5.4 Non Restoring Method for Division (cont'd)



0100 | 1001
 M=0100

M					F	P					Q				operation	
0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	1	load M,Q, clear P
					0	0	0	0	0	0	1	0	0	1	0	shift left
					1	1	1	1	0	0	1	0	0	1	0	P=P-M
					1	1	1	0	0	1	0	0	1	0	0	shift left
					1	1	1	1	0	1	0	0	1	0	0	P=P+M
					1	1	1	0	1	0	0	0	1	0	0	shift left
					1	1	1	1	1	0	0	0	1	0	0	P=P+M
					1	1	1	1	0	0	1	0	0	0	0	shift
					0	0	0	0	0	0	1	0	0	0	1	P=P+M
					0	0	0	0	0	1	0	0	0	1	0	shift
					1	1	1	1	0	1	0	0	0	1	0	P=P+M*
					0	0	0	0	0	1	0	0	0	1	0	P=P+M

4.5.5 Possible Exception Conditions in Division

- Divide by zero
 - Undefined results
- Divide overflow
 - Divisor one word (n bit) , dividend two words ($2n$ bit)
 - Possible results that the resulting quotient occupies $n+1$ bits when only n bits can be stored in a word
- Solution
 - Using software to avoid exceptions
 - Add special hardware to detect exceptions


4.6 Floating Point Arithmetic

- Scientific Notation:
- Example : 123456789

- Normalized scientific notation
- 123456789
 - Same as scientific notation, except that there must be exactly one nonzero digit to the left of the radix point.
 - In normalized binary scientific notation, the bit the left of the radix point must be 1, or else the number is 0.


4.6.1 Hardware Representations of Scientific Notation

- Given: fixed word width
- Need to find out:
 - Number of bits in significant
 - Number of bits in exponent
 - Representation of negative numbers
- Problem:
 - Number of bits in exponent vs. number of bits in significand



4.6.1 IEEE 754 Floating Point Standard

- Single precision format (32 bits Wide)



- Double precision format: (64 Bit wide)



- Biased exponents? (logic and computer design fundamentals)
 - The exponent representation employed in most computers is known as a biased exponent. The bias is an excess number added to the exponent so that, internally, all exponents become positive.
- For single precision format offset=127
- For double precision format ?

4.6.1 IEEE 754 Floating Point Standard (cont'd)

- Example #1: Determine the IEEE 754 single precision representation of

- -4.125

1	10000001	00001
---	----------	-------

- 8.25

--	--	--

- Example #2 determine what decimal number is represented by following bits interpreted as a single precision IEEE 754 Value

1	10110110	1100
---	----------	------


4.6.2 Floating Point Addition

- I. Compare the exponents
 - I. Shift the significant of the smaller number to the right to equalize the exponents
- II. Add/subtract the significands
- III. Normalize the results by either:
 - I. Shifting right and incrementing exponent
 - II. Shifting left and decrementing exponent
 - III. Check for overflow or underflow
- IV. Round the significand to the available number of bits
- V. If results is not normalized, then repeat steps III and IV

4.6.2 Floating Point Addition(cont'd)

Example $0.625_{10} - 0.4375_{10}$

4.6.2 Floating Point Addition Data Path



4.6.3 Floating Point Multiplication

- Add the exponents
 - Subtract the bias (if any) from the sum
- Multiply the significands
- If necessary, normalize the product resulting from step I and step 2
 - Either shift significand right and add to exponent
 - Or shift significand left and subtract from exponent
 - Check the overflow and underflow
- Round the number to the available number of digits
 - Repeat step III and step IV if not normalized
- Obtain the correct sign of the product from the signs of the original operands

4.6.3 Floating Point Multiplication (cont'd)

- Example $7.25 * -6.125$